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WITH THE ADVENT of system-on-a-chip
(SoC) designs, the semiconductor industry wants
to solve problems that constrain the coexistence
of analog and digital cores on a single chip. This
is an interesting activity, mainly for the so-called
IP companies that offer complex building blocks
to system designers. These system integrators
must combine logic, memory, data converters,
analog processing circuits, and even (for the
telecommunications market) RF front ends.
Merging so many different technologies poses
new challenges, such as developing design and
test methodologies capable of ensuring system
performance and reliability for a reasonable
design effort.
The goal is to ensure minimal production
difficulties, even though a variety of licensee
partners will use cores for many designs and
many potential applications. Reusability is the
objective of all IP vendors, and testing is essen-
tial to achieving this objective. A key compo-
nent for a complex core, whether digital or
analog, is a test methodology that the system
integrator can easily and effectively use in var-
ious application scenarios.
Testing embedded building blocks is far
more difﬁcult than testing their stand-alone
counterparts, and it is usually impossible to use
conventional testing techniques. Of mixed-sig-
nal IC components, analog cores are the most
affected by this problem, because analog testing
relies on checking functional speciﬁcations.
Such testing can be time-consuming and
requires extensive access to the core’s inputs
and outputs. These requirements can put func-
tional testing in conﬂict with the realities of SoCs,
which require short test times, have a limited
number of available pins, and offer only limited
access to a core’s input and output terminals.
Furthermore, functional testing techniques
differ greatly, depending on the type of analog
component. Such diversity makes it almost
impossible to deﬁne a general (functional) test-
ing methodology that is applicable to any ana-
log block. Consequently, the testability of
analog cores plays a crucial role in the feasibil-
ity of a complex system. So an analog core’s
market appeal depends on the development of
test strategies that work across different appli-
cation environments.
In digital circuits, structural or fault-driven
test methods and built-in self-test (BIST) alter-
natives have proven helpful. These strategies
increase accessibility, and provide core isola-
tion and access to test resources. But they can
have a high cost in terms of area overhead,
wasted power, performance degradation,
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noise, and parasitic penalties.
In analog circuits, neither moving from func-
tional to structural testing nor incorporating
BIST is a trivial issue. Such strategies are still far
from wide acceptance in the analog-circuit
design community. This acceptance will
depend on several factors, such as compatibil-
ity with functional test approaches, test effi-
ciency, test confidentiality, and additional
design effort. However, developing structural
test approaches is essential for IP providers. In
the IP market, it is appealing to offer a range of
solutions to users, giving them the opportunity
to either select among or combine these possi-
bilities, ranging from functional to structural
options.
Among the emerging structural test solu-
tions, oscillation-based test (OBT) deserves
attention because it is conceptually simple,
does not require extensive circuit modiﬁcations
for testing, and can handle BIST without the
penalty of dedicated, additional, on-chip hard-
ware for signal generation. OBT is essentially a
defect-driven test approach, and researchers
have successfully applied it to signiﬁcant exam-
ples, such as biquadratic ﬁlters and basic data
converter circuits.1-3
Here, we extend OBT to a system whose
complexity is far higher than that reported to
date. The macrocell we studied is intended for
use as an IP core, so this work extends our ear-
lier results.4,5
Demonstrator core cell
Many SoCs for communications use a com-
plex macrocell that serves as a dual-tone mul-
tifrequency (DTMF) receiver to decodify
telephony dialing information. Vendors intend
such receivers for broad use in dedicated ter-
minals. These cells are gaining importance in
telecommunications, ﬁnding use in paging sys-
tems, repeaters, mobile radio, credit card sys-
tems, remote control, personal computers, and
answering machines. Vendors sell them as
stand-alone, mass-produced chips or as cores
for embedding in complex SoCs. In the latter
case, the test support around the cell must be
ﬂexible enough to let users select a test strate-
gy based on their needs rather than mandating
the use of a ﬁxed test methodology.
The DTMF receiver’s input is a composite
audio signal produced by superposing two
tones selected by the line-and-column address-
ing of a keyboard like that shown in Figure 1a.
The receiver’s output is a digital code derived
from the input signals.
A band-splitting filter first processes the
DTMF signal, separating high- and low-band fre-
quencies, as Figure 1b shows. A decoder then
modifies the signal to be square-shaped and
decodes it. The decoder’s task is to establish
whether the present frequencies are recogniz-
able as a DTMF tone.
Figure 2 illustrates the system conﬁguration,
which has low- and high-pass filter paths. The
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Figure 1. Dual-tone multifrequency (DTMF) receiver keyboard and frequencies (a), and
signal derived from keyboard inputs (b).
ﬁlter bank consists of a cascade of several sec-
ond-order functions, including many typical
transfer-function types (low pass, band pass,
high pass, low-pass notch, and high-pass
notch). Two comparators form the interface to
the system’s digital part, which detects the pres-
ence of correct dial tones and validates a tone
that satisﬁes the requirements for tone duration.
Our work addresses only the analog subsys-
tem, because designers use conventional tech-
niques to design and test the digital subsystem.
We have implemented every second-order
function in Figure 2 using a switched-capacitor
(SC) biquadratic ﬁlter.6 Because the analog part
of this macrocell is essentially a ﬁlter bank, we
can extend our earlier work7 to develop a DFT
methodology for every component stage in the
system given in Figure 2.
Oscillation-based test
OBT and oscillation-based BIST (OBIST)
both rely on transforming the system under test
(SUT) into an oscillator by adding a feedback
path and modifying the circuit (adding or
removing some passive components).1-5 These
approaches then split operation into two
modes:
 operational, in which the system connects
to its regular input, and
 test, in which a closed feedback loop encir-
cles the SUT, and the regular input is dis-
connected.
Removing components can render them
untestable,7 leading to the following rule:
Design decision 1. Apply OBT without remov-
ing components from the normal signal path.
Figure 3 shows the block diagram for a system
modiﬁed to apply OBT. As the ﬁgure shows, the
only modiﬁcation affecting the signal path arises
from the need to switch between operational and
test modes. During test mode, the added feed-
back loop and extra circuitry included within the
feedback block produce self-sustained oscilla-
tions. An internal or external tester connects to
the SUT output and detects deviations from the
nominal oscillation frequency, indicating faulty
behavior. Because the circuit generates its own
test stimuli, the only difference between OBT and
OBIST lies in whether the procedure carries out
test interpretation on- or off-chip. We thus use the
term OBT to refer to both techniques.
Designers must view implementing the sys-
tem and added circuitry as a global design
problem. Besides achieving the system’s func-
tional speciﬁcations, they must strive to build a
robust yet precise oscillator that exists around
the system when the feedback loop is closed.
OBT seems appealing in our demonstrator
because it lets us test the cell more or less inde-
pendently of external testers and requires only
a few extra components. The circuit internally
generates test signals, eliminating the need for
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Figure 3. Block diagram showing the modification to convert a
system under test to an oscillator.
specific tester hardware or dedicated on-chip
resources. In addition, we can preprocess test
interpretation using the digital circuitry avail-
able within the cell.
Applying OBT methodology
Let us first focus on how to modify OBT
basic concepts to work in an actual system.
Basic considerations
In the case of a complex cell, we must
account for aspects such as system partitioning,
feedback type, number and type of extra com-
ponents, necessary measurements (essentially
the cost of applying them), required test sup-
port at the system and subsystem levels, fault
coverage, and compatibility with functional
approaches.
All these issues require clever decisions that
depend on the particular core or application.
For example, no matter what we decide about
other issues, splitting the system into smaller
components is necessary because we cannot
otherwise predict the fulﬁllment of oscillation
conditions or the main oscillation properties
(frequency and amplitude). 
Our ﬁrst approach to testing the DTMF cell
was to convert the complete SUT into an oscil-
lator. This resulted in a 10th-order transfer func-
tion, H(z), because this is the order of each ﬁlter
path. However, high-order oscillators are quite
complex, so it’s difﬁcult to develop an analytical
design. We also need an accurate model to
determine the oscillator parameters, another dif-
ﬁcult task. Of course, the overall SUT can oscil-
late as long as one pair of complex poles is in the
unit circle. But we’ve found it difﬁcult to control
the speciﬁc pair that originates the oscillation,
especially when all these poles differ by a rela-
tively small value and are very close to one
another (as is the case with DTMF). Furthermore,
relating the oscillatory behavior to speciﬁc faults
is far more difﬁcult, complicating test interpre-
tation. This reasoning leads to another rule:
Design decision 2. Applying OBT requires
decomposing any ﬁlter into component biqua-
dratic ﬁlters.
Keeping design decision 2 in mind, we con-
sider two complementary problems. One relates
to the biquadratic level—that is, how to make
any biquadratic ﬁlter oscillate independently of
its transfer function and (if possible) using a
common feedback element. Another problem
concerns the filter level, specifically the diffi-
culty of combining the biquadratic-level tests to
verify the entire filter. Earlier work has exten-
sively considered the ﬁrst problem and demon-
strated a general solution for building robust
oscillators using nonlinear feedback.5,7 Here, we
concentrate on system-level considerations in
employing such a nonlinear mechanism.
We can formally describe the nonlinear block
by using a 1-bit A/D converter followed by a 1-bit
D/A converter,7 and implementing an analog
comparator and some switches. In such an imple-
mentation, we can control the oscillation ampli-
tude and force every biquadratic ﬁlter to oscillate.
The describing-function approach usually yields
an accurate approximation to an oscillation’s ana-
lytical description, so we postulate a third rule.
Design decision 3. Use a nonlinear-feedback
block formed by cascading a 1-bit A/D con-
verter and a D/A converter to force oscillations.
Another issue is determining what properties
to measure during the test. Frequency-only mea-
surements can lead to insufﬁcient fault cover-
age,4,7 making OBT of little use. The alternative
is the combined measurement of both the oscil-
lation’s frequency and amplitude. In our case,
we have validated how to apply OBT to the
DTMF cell by extensive fault simulation using
the simulation tool called Swittest.8 For the most
common faults affecting any of the cell’s biqua-
dratic components, we can summarize the mea-
sured frequency and amplitude of the
oscillation’s first harmonic. Table 1 displays
these results, comparing the percentage of faults
detected by measuring only frequency or ampli-
tude, or by measuring both quantities simulta-
neously. In either case, we assumed a 5% test
accuracy. From this table, it should be clear that
taking two measurements is advantageous.
Design decision 4. Evaluate both the fre-
quency and amplitude of oscillations to obtain
high fault coverage.
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System considerations
After identifying a uniﬁed manner for forcing
any biquadratic ﬁlter to oscillate, we must exam-
ine how to efﬁciently support this technique in
a ﬁlter formed by cascaded biquadratic ﬁlters.
To use OBT on such a cascaded filter, we dis-
connect each biquadratic filter from the filter
signal path and connect it to the nonlinear feed-
back loop. Two possibilities exist for accom-
plishing these modifications. One is to
simultaneously convert all biquadratic ﬁlters to
oscillators, as Figure 4a shows (a parallel test).
Another alternative is to convert them sequen-
tially, as Figure 4b shows. The former relies on
closing a feedback path around every biqua-
dratic ﬁlter after isolating that ﬁlter from the rest
of the circuit. This parallel test requires one
comparator per biquadratic filter. Sequential
testing, on the other hand, requires only one
comparator.
Figure 4 shows that this strategy requires sev-
eral switches to connect and disconnect all
local feedback loops. An effective design for
such switches is critical because their inclusion
can degrade overall circuit performance. Later,
we will discuss how to minimize this problem
by using the so-called switchable opamp (sw-
opamp) concept.
To come up with a new design decision, we
must consider this potential performance
degradation and the area or power penalty of
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Table 1. Fault coverage for every biquadratic ﬁlter in the DTMF core.
                        Detected faults (%)                              
Filter Only frequency or Both frequency and 
number amplitude measured amplitude measured
1 76.7 100
2 78.3 98.3
3 86.7 98.3
4 83.4 100
5 80.0 100
6 71.7 98.3
7 88.3 100
8 81.6 100
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Figure 4. Block diagram of SUT converted to an oscillator: parallel (a) and sequential (b) cases.
each approach. In our example, we can reuse
existing comparators for testing and employing
a global feedback loop (as we will prove later
in the article).
Design decision 5. Use a sequential test struc-
ture to minimize the number of additional com-
ponents.
The next step is to implement the sequential test
concept with a minimal cost in terms of area,
power, and performance. Fortunately, we can
apply an idea reported a few years ago; researchers
have successfully applied it to DFT.9,10
Figure 5 shows an sw-opamp, a device that
operates in two modes controlled by a logic sig-
nal. In its normal mode, the sw-opamp performs
like a conventional opamp, amplifying the dif-
ference between its regular inputs. In test mode,
the control signal enables a third signal, VT. The
sw-opamp circuit actually copies VT at the out-
put; this is because in test mode, the device
operation is similar to that of a unity-gain buffer.
Keeping this functionality in mind, we can
substitute the second opamp—the opamp pro-
viding the output to the next stage—in every
biquadratic ﬁlter with an sw-opamp. Then, we
can connect the test input of every sw-opamp
to the previous stage. Others have reported on
a similar structure.10 This leads to our sixth
design rule:
Design decision 6. Use sw-opamps to selec-
tively close the feedback loop.
Figure 6 shows the filter structure after this
change. This filter now has a single feedback
loop, but only one stage (the jth stage) can act
as an oscillator. The other stages
act as buffers either to pass the
feedback signal to the jth stage
input or to pass the oscillator out-
put to the filter’s primary output.
This change also simplifies the
sequential structure in Figure 6
because the filter no longer
requires multiplexing at the feed-
back block’s input.
Control is very simple: When
the jth stage is under test, the test
control signals for all sw-opamps, excluding the
sw-opamp that belongs to this particular stage,
must be high. Therefore, the test control signals
are always a bitstream of 1, and are exclusive-
ly 0 in the stage under test position j. An impor-
tant advantage of this procedure is that it
inherently tests all the added components.
When the jth biquadratic ﬁlter is under test, the
test loop contains all the added switches within
an opamp, so the test checks them too. Hence,
along the entire test process, the test checks all
the elements. So our next design rule recom-
mends this single-loop conﬁguration:
Design decision 7. Transform the OBT sequen-
tial structure into a single-loop, complex oscilla-
tor.
Modified system architecture
We can incorporate the preceding design
decisions into the core demonstrator. Because
this circuit has two paths, we implement the
design decisions through the double oscillation
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loop shown in Figure 7. As this ﬁg-
ure shows, we propose using the
comparators available in the cir-
cuit connected to a 1-bit D/A con-
verter. Thus, we can test particular
biquadratic filters by closing the
appropriate loop. For instance,
closing the upper loop will test the
biquadratic filters in the upper
path. Closing the lower loop will
test the lower path of filters.
Closing either loop, on the other
hand, will test the two biquadratic
ﬁlters shared by both paths.
This implementation requires
only the addition of a D/A con-
verter in the common part of the feedback
loops, plus a (simple) control circuit. These
minor modifications make the silicon area
overhead quite small. Those elements present
in both the conventional and the OBT design
should be designed to have a similar perfor-
mance, which means that the design effort does
not increase. These observations lead to two
more design rules:
Design decision 8. Consider how to reuse
every block in the complete filter structure to
reduce the cost of OBT.
Design decision 9. Reuse every comparator in
the oscillator feedback path.
To understand the proposed OBT-DTMF
structure, consider how we must program the
system to test the low-pass notch ﬁlter located
in the lower path in Figure 7. We close a loop
using the corresponding comparator, and the
biquadratic ﬁlter under test remains unaltered.
All the remaining stages in the loop emulate a
buffer through their sw-opamps, in accordance
with Figure 6. Thus, the overall closed-loop sys-
tem (emphasized by the thicker lines in Figure
7) corresponds to the oscillator associated with
this biquadratic ﬁlter. A dashed line represents
blocks placed in the upper path because they
are not part of the oscillating loop for this case.
We use these upper blocks to read the test sig-
nal output from the second stage.
This approach has some practical limitations.
First, in test mode, every buffer in the chain intro-
duces a delay at the test frequency. Nevertheless,
for frequencies much lower than the unity-gain
frequency, this delay is quite small, and we can
neglect the accumulated loop delay. If the fre-
quencies are not much lower than the unity-gain
frequency, we can estimate the delay and
account for it in the analytical calculations.
Simulation can also model delay.
A second problem comes from the describ-
ing function’s limited accuracy and the signal
purity at any point of the global feedback loop.
This problem leads to a distorted oscillator sig-
nal, but remains insigniﬁcant in most cases. As
far as the DTMF demonstrator is concerned,
there is enough ﬁltering, but it does not actual-
ly matter, because we can model (to a reason-
able approximation) the distorted signal at any
biquadratic ﬁlter’s output.
One other important feature is worth con-
sidering: We must guarantee that every com-
ponent, either in the filter or in the feedback
network, is tested. It should be clear from
Figure 7 and the test operation described here
that this procedure tests every biquadratic ﬁlter
once. Additionally, this procedure tests all the
sw-opamps in both modes (operational and
testing). In fact, it tests the test path n − 1 times
(where n is the number of biquadratic ﬁlters),
and this practice can help in diagnosis, reduc-
ing the impact of the extra components on sys-
tem testability. Only the input terminal and its
connection to the signal path require addition-
al checking.
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Extension to OBIST
The next issue to consider is how to support
frequency and amplitude measurements.
Reading an analog signal is feasible, but noise
limits measurement accuracy. Increasing the
accuracy imposes extra, undesirable, design
requirements. Although frequency information
is easily coded in digital information, the same
is not true for amplitude information. But good
fault coverage requires that we measure both,
meaning we must translate all the signal infor-
mation into digital data.
A convenient way to achieve such coding is
to use an oversampling A/D converter.11 For our
purposes, a medium-resolution converter
should suffice. Using blocks similar to those
necessary for the nonlinear feedback previ-
ously discussed, we can synthesize a Σ-∆ mod-
ulator capable of providing a 1-bit digital
version of the test output.
The complete circuit in Figure 7 has two
available comparators. Although not explicitly
shown in the figure, an extra buffer connects
every ﬁlter channel and the corresponding com-
parator. Thus, we can again use an sw-opamp
instead of a regular buffer. In one of its opera-
tional modes, such an sw-opamp acts as a
buffer; in the other mode, we use it to imple-
ment a discrete-time integrator. In this latter
mode, a closed, local feedback loop provides a
simple Σ-∆ modulator that generates a digital bit-
stream for reading by an external tester or for
feeding into a digital interpretation circuit. We
can switch the integrators at a higher frequency
to comply with the oversampling requirements,
although most practical situations can use the
same sampling rate as that for the ﬁlter.11
In particular, Figure 8 illustrates the case in
which a biquadratic ﬁlter in the lower ﬁlter bank
is under test (speciﬁcally, the same notch ﬁlter
shown in Figure 7). We then use one of the com-
parators to close the oscillation feedback loop;
the other comparator implements the A/D con-
verter for testing. An equivalent connection can
test the biquadratic ﬁlters in the upper ﬁlter bank.
These observations lead us to our last design rule:
Design decision 10. Around every compara-
tor, build up a low-accuracy Σ-∆ modulator for
readout.
Test strategies
To qualify the OBT approach for IP, we must
 compare it to a functional test strategy, and
 define a way to use both basic strategies
(structural OBT and functional test) in a
cooperative way.
Our intention is to discuss how the design
community can use the best of both approach-
es for any particular case. We must consider the
testing cost for each approach in terms of
required resources and test application time, as
well as its suitability for BIST.
As a ﬁrst consideration for comparison, we
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must describe typical test routines for the func-
tional test of a stand-alone DTMF chip. Besides
a complete set of measurements giving the
transfer functions associated with the twin fil-
ter channels, industry uses an extensive char-
acterization test.12 This characterization test
determines how the circuit can separate the 16
tone combinations (high and low band). Such
a test is functionally sufficient, but the time
required to apply it is prohibitive for mass-pro-
duced ICs.
For production testing, a simpler alternative
involves detecting the separation between a sub-
set of these combinations. A possible subset
could be tone pairs in one of the diagonals on the
keyboard, or even a two-tone signal formed by
the highest frequency of the low-frequency group
and the lowest frequency of the high-frequency
group. We must also evaluate a burst of periods
to eliminate transient effects; the burst time dura-
tion depends on the ﬁlter’s settling time.
In terms of equipment, all the procedures
we discussed require precise tone generation
hardware outside the chip. Test interpretation
can basically execute on-chip by taking advan-
tage of the DTMF digital subsystem.
BIST, on the other hand, requires signiﬁcant
modiﬁcations to incorporate signal generation.
Apparently, multitone digital oscillators are a
good option, but digital generation usually
requires huge hardware resources that are not
always available or readily usable for on-chip
testing.13
OBT basically makes few demands of exter-
nal testers, because it does not need test stim-
uli. Instead, we must modify the DTMF digital
subsystem to interpret the signals coming from
the test. However, because we can digitally
encode these signals, it takes only one digital
pin to move them out of the chip.
As explained earlier, there are two alterna-
tives—parallel and sequential—for applying
OBT. The former requires one comparator per
biquadratic ﬁlter. The latter requires only one
comparator—a significant savings in area.
However, test time differs for both cases. The
parallel case carries out all measurements
simultaneously; the sequential case’s test time
can be far longer, because its total test time is
the sum of the test time for the individual biqua-
dratic ﬁlters in the DTMF.
Oscillation startup could be a problem if it
is not given special attention. In practice, using
sw-opamps facilitates forcing a start-up condi-
tion and shortening the oscillation buildup
time. In any case, this extra time can inﬂuence
overall test time. But again, in the parallel case,
this time equals the highest start-up time of the
eight oscillators. For the sequential case, the
oscillation settling is the sum of the start-up
times for every oscillator. The difference
between both cases depends on the frequen-
cies to be measured, the biquadratic structures,
and the required measurement accuracy (rela-
tive to the number of measured cycles).
Converting OBT to OBIST is relatively simple;
it only requires extending the digital subsystem
to perform some extra processing of the bit-
stream coming from the Σ-∆ modulator. Digital-
transition counting seems a promising yet
simple way to provide a fault-free digital signa-
ture.7 Table 2 summarizes the main features of
these different test approaches.
For an IP core, it is worth considering the use
of OBT combined with a simpliﬁed functional
test. Both options should be available so that
designers can choose either one (or a combi-
nation), depending on the particular applica-
tion. The main limitations in tradeoffs between
external and internal test options are
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Table 2. Test feature comparison.
Test Type Fault coverage Time Signal generation Signal interpretation
Complete test Functional Very high Very high External, complex External
Functionality test Functional Very high High External, 16 tones External
Two-tone test Functional Reasonable Medium External, two tones External or internal
Serial OBT Structural High/very high Medium Internal External or internal
Parallel OBT Structural High/very high Low Internal External or internal
 external tester demands,
 number of pins,
 internal memory,
 extra internal circuitry, and
 test time.
Tester demands can vary greatly, but you
should typically avoid scenarios that require
using a mixed-signal tester for just a small part
of a chip. Another important constraint is the
number of available pins. Normally, pins are a
scarce, shared resource when a chip contains
several cores. However, sharing pins increases
test time proportionally, so it should be appeal-
ing to devise methodologies with low-cost,
internal generation of test stimuli.
We intend Table 2 as a complete set of pos-
sibilities from which users can select a test strat-
egy. Depending on pin availability, intended
test time, external equipment cost, internal
resources, and so on, the IP customer can
choose a procedure or combine procedures.
THIS WORK SHOWS that OBT is a potential can-
didate for IP providers to use in combination
with functional test techniques. We have shown
how to modify the basic concept of OBT to
come up with a practical method. Using our
approach, designers can use OBT to pave the
way for future developments in SoC testing, and
it is simple to extend this idea to BIST. The next
steps in this research area will involve investi-
gating how to decompose more complex
mixed-signal cores to incorporate OBT OBIST
strategies. 
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